1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
|
/*
* Copyright (C) 2011-2019 Apple Inc. All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
*
* THIS SOFTWARE IS PROVIDED BY APPLE INC. ``AS IS'' AND ANY
* EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
* PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL APPLE INC. OR
* CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
* EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
* PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
* PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
* OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*/
#pragma once
#include "MacroAssembler.h"
#include <wtf/PrintStream.h>
WTF_ALLOW_UNSAFE_BUFFER_USAGE_BEGIN
namespace JSC {
typedef MacroAssembler::FPRegisterID FPRReg;
static constexpr FPRReg InvalidFPRReg { FPRReg::InvalidFPRReg };
#if ENABLE(ASSEMBLER)
#if CPU(X86_64)
class FPRInfo {
public:
typedef FPRReg RegisterType;
static constexpr unsigned numberOfRegisters = 15;
static constexpr unsigned numberOfArgumentRegisters = is64Bit() ? 8 : 0;
// Temporary registers.
// xmm15 is use by the MacroAssembler as fpTempRegister.
static constexpr FPRReg fpRegT0 = X86Registers::xmm0;
static constexpr FPRReg fpRegT1 = X86Registers::xmm1;
static constexpr FPRReg fpRegT2 = X86Registers::xmm2;
static constexpr FPRReg fpRegT3 = X86Registers::xmm3;
static constexpr FPRReg fpRegT4 = X86Registers::xmm4;
static constexpr FPRReg fpRegT5 = X86Registers::xmm5;
static constexpr FPRReg fpRegT6 = X86Registers::xmm6;
static constexpr FPRReg fpRegT7 = X86Registers::xmm7;
static constexpr FPRReg fpRegT8 = X86Registers::xmm8;
static constexpr FPRReg fpRegT9 = X86Registers::xmm9;
static constexpr FPRReg fpRegT10 = X86Registers::xmm10;
static constexpr FPRReg fpRegT11 = X86Registers::xmm11;
static constexpr FPRReg fpRegT12 = X86Registers::xmm12;
static constexpr FPRReg fpRegT13 = X86Registers::xmm13;
static constexpr FPRReg fpRegT14 = X86Registers::xmm14;
static constexpr FPRReg argumentFPR0 = X86Registers::xmm0; // fpRegT0
static constexpr FPRReg argumentFPR1 = X86Registers::xmm1; // fpRegT1
static constexpr FPRReg argumentFPR2 = X86Registers::xmm2; // fpRegT2
static constexpr FPRReg argumentFPR3 = X86Registers::xmm3; // fpRegT3
static constexpr FPRReg argumentFPR4 = X86Registers::xmm4; // fpRegT4
static constexpr FPRReg argumentFPR5 = X86Registers::xmm5; // fpRegT5
static constexpr FPRReg argumentFPR6 = X86Registers::xmm6; // fpRegT6
static constexpr FPRReg argumentFPR7 = X86Registers::xmm7; // fpRegT7
static constexpr FPRReg returnValueFPR = X86Registers::xmm0; // fpRegT0
static constexpr FPRReg nonPreservedNonArgumentFPR0 = X86Registers::xmm8;
// FPRReg mapping is direct, the machine regsiter numbers can
// be used directly as indices into the FPR RegisterBank.
static_assert(X86Registers::xmm0 == 0);
static_assert(X86Registers::xmm1 == 1);
static_assert(X86Registers::xmm2 == 2);
static_assert(X86Registers::xmm3 == 3);
static_assert(X86Registers::xmm4 == 4);
static_assert(X86Registers::xmm5 == 5);
static_assert(X86Registers::xmm6 == 6);
static_assert(X86Registers::xmm7 == 7);
static_assert(X86Registers::xmm8 == 8);
static_assert(X86Registers::xmm9 == 9);
static_assert(X86Registers::xmm10 == 10);
static_assert(X86Registers::xmm11 == 11);
static_assert(X86Registers::xmm12 == 12);
static_assert(X86Registers::xmm13 == 13);
static_assert(X86Registers::xmm14 == 14);
static_assert(X86Registers::xmm15 == 15);
static FPRReg toRegister(unsigned index)
{
return (FPRReg)index;
}
static unsigned toIndex(FPRReg reg)
{
auto result = static_cast<unsigned>(reg);
if (result >= numberOfRegisters)
return InvalidIndex;
return result;
}
static constexpr FPRReg toArgumentRegister(unsigned index)
{
return (FPRReg)index;
}
static unsigned toArgumentIndex(FPRReg reg)
{
auto result = static_cast<unsigned>(reg);
if (result >= numberOfArgumentRegisters)
return InvalidIndex;
return result;
}
static ASCIILiteral debugName(FPRReg reg)
{
ASSERT(reg != InvalidFPRReg);
return MacroAssembler::fprName(reg);
}
static constexpr unsigned InvalidIndex = 0xffffffff;
};
#endif // CPU(X86_64)
#if CPU(ARM)
class FPRInfo {
public:
typedef FPRReg RegisterType;
static constexpr unsigned numberOfRegisters = 8;
static constexpr unsigned numberOfArgumentRegisters = 8;
// Temporary registers.
// d8-d15 are callee saved, d15 is use by the MacroAssembler as fpTempRegister.
// d14 is reserved as an additional scratch for wasm JITs
static constexpr FPRReg fpRegT0 = ARMRegisters::d0;
static constexpr FPRReg fpRegT1 = ARMRegisters::d1;
static constexpr FPRReg fpRegT2 = ARMRegisters::d2;
static constexpr FPRReg fpRegT3 = ARMRegisters::d3;
static constexpr FPRReg fpRegT4 = ARMRegisters::d4;
static constexpr FPRReg fpRegT5 = ARMRegisters::d5;
static constexpr FPRReg fpRegT6 = ARMRegisters::d6;
static constexpr FPRReg fpRegT7 = ARMRegisters::d7;
static constexpr FPRReg fpRegCS0 = ARMRegisters::d8;
static constexpr FPRReg fpRegCS1 = ARMRegisters::d9;
static constexpr FPRReg fpRegCS2 = ARMRegisters::d10;
static constexpr FPRReg fpRegCS3 = ARMRegisters::d11;
static constexpr FPRReg fpRegCS4 = ARMRegisters::d12;
static constexpr FPRReg fpRegCS5 = ARMRegisters::d13;
// ARMv7 doesn't pass arguments in fp registers. The return
// value is also actually in integer registers, for now
// we'll return in d0 for simplicity.
static constexpr FPRReg returnValueFPR = ARMRegisters::d0; // fpRegT0
static constexpr FPRReg argumentFPR0 = ARMRegisters::d0; // fpRegT0
static constexpr FPRReg argumentFPR1 = ARMRegisters::d1; // fpRegT1
static constexpr FPRReg argumentFPR2 = ARMRegisters::d2; // fpRegT2
static constexpr FPRReg argumentFPR3 = ARMRegisters::d3; // fpRegT3
static constexpr FPRReg argumentFPR4 = ARMRegisters::d4; // fpRegT4
static constexpr FPRReg argumentFPR5 = ARMRegisters::d5; // fpRegT5
static constexpr FPRReg argumentFPR6 = ARMRegisters::d6; // fpRegT6
static constexpr FPRReg argumentFPR7 = ARMRegisters::d7; // fpRegT7
static constexpr FPRReg nonPreservedNonArgumentFPR0 = ARMRegisters::d14;
// FPRReg mapping is direct, the machine regsiter numbers can
// be used directly as indices into the FPR RegisterBank.
static_assert(ARMRegisters::d0 == 0);
static_assert(ARMRegisters::d1 == 1);
static_assert(ARMRegisters::d2 == 2);
static_assert(ARMRegisters::d3 == 3);
static_assert(ARMRegisters::d4 == 4);
static_assert(ARMRegisters::d5 == 5);
static_assert(ARMRegisters::d6 == 6);
static_assert(ARMRegisters::d7 == 7);
static FPRReg toRegister(unsigned index)
{
return (FPRReg)index;
}
static unsigned toIndex(FPRReg reg)
{
return static_cast<unsigned>(reg);
}
static constexpr FPRReg toArgumentRegister(unsigned index)
{
ASSERT_UNDER_CONSTEXPR_CONTEXT(index < numberOfArgumentRegisters);
return static_cast<FPRReg>(index);
}
static unsigned toArgumentIndex(FPRReg reg)
{
return static_cast<unsigned>(reg);
}
static ASCIILiteral debugName(FPRReg reg)
{
ASSERT(reg != InvalidFPRReg);
return MacroAssembler::fprName(reg);
}
static constexpr unsigned InvalidIndex = 0xffffffff;
};
#endif // CPU(ARM)
#if CPU(ARM64)
class FPRInfo {
public:
typedef FPRReg RegisterType;
static constexpr unsigned numberOfRegisters = 23;
static constexpr unsigned numberOfArgumentRegisters = 8;
// Temporary registers.
// q8-q15 are callee saved, q31 is use by the MacroAssembler as fpTempRegister.
static constexpr FPRReg fpRegT0 = ARM64Registers::q0;
static constexpr FPRReg fpRegT1 = ARM64Registers::q1;
static constexpr FPRReg fpRegT2 = ARM64Registers::q2;
static constexpr FPRReg fpRegT3 = ARM64Registers::q3;
static constexpr FPRReg fpRegT4 = ARM64Registers::q4;
static constexpr FPRReg fpRegT5 = ARM64Registers::q5;
static constexpr FPRReg fpRegT6 = ARM64Registers::q6;
static constexpr FPRReg fpRegT7 = ARM64Registers::q7;
static constexpr FPRReg fpRegT8 = ARM64Registers::q16;
static constexpr FPRReg fpRegT9 = ARM64Registers::q17;
static constexpr FPRReg fpRegT10 = ARM64Registers::q18;
static constexpr FPRReg fpRegT11 = ARM64Registers::q19;
static constexpr FPRReg fpRegT12 = ARM64Registers::q20;
static constexpr FPRReg fpRegT13 = ARM64Registers::q21;
static constexpr FPRReg fpRegT14 = ARM64Registers::q22;
static constexpr FPRReg fpRegT15 = ARM64Registers::q23;
static constexpr FPRReg fpRegT16 = ARM64Registers::q24;
static constexpr FPRReg fpRegT17 = ARM64Registers::q25;
static constexpr FPRReg fpRegT18 = ARM64Registers::q26;
static constexpr FPRReg fpRegT19 = ARM64Registers::q27;
static constexpr FPRReg fpRegT20 = ARM64Registers::q28;
static constexpr FPRReg fpRegT21 = ARM64Registers::q29;
static constexpr FPRReg fpRegT22 = ARM64Registers::q30;
static constexpr FPRReg fpRegCS0 = ARM64Registers::q8;
static constexpr FPRReg fpRegCS1 = ARM64Registers::q9;
static constexpr FPRReg fpRegCS2 = ARM64Registers::q10;
static constexpr FPRReg fpRegCS3 = ARM64Registers::q11;
static constexpr FPRReg fpRegCS4 = ARM64Registers::q12;
static constexpr FPRReg fpRegCS5 = ARM64Registers::q13;
static constexpr FPRReg fpRegCS6 = ARM64Registers::q14;
static constexpr FPRReg fpRegCS7 = ARM64Registers::q15;
static constexpr FPRReg argumentFPR0 = ARM64Registers::q0; // fpRegT0
static constexpr FPRReg argumentFPR1 = ARM64Registers::q1; // fpRegT1
static constexpr FPRReg argumentFPR2 = ARM64Registers::q2; // fpRegT2
static constexpr FPRReg argumentFPR3 = ARM64Registers::q3; // fpRegT3
static constexpr FPRReg argumentFPR4 = ARM64Registers::q4; // fpRegT4
static constexpr FPRReg argumentFPR5 = ARM64Registers::q5; // fpRegT5
static constexpr FPRReg argumentFPR6 = ARM64Registers::q6; // fpRegT6
static constexpr FPRReg argumentFPR7 = ARM64Registers::q7; // fpRegT7
static constexpr FPRReg returnValueFPR = ARM64Registers::q0; // fpRegT0
static constexpr FPRReg nonPreservedNonArgumentFPR0 = ARM64Registers::q16;
static FPRReg toRegister(unsigned index)
{
ASSERT(index < numberOfRegisters);
static const FPRReg registerForIndex[numberOfRegisters] = {
fpRegT0, fpRegT1, fpRegT2, fpRegT3, fpRegT4, fpRegT5, fpRegT6, fpRegT7,
fpRegT8, fpRegT9, fpRegT10, fpRegT11, fpRegT12, fpRegT13, fpRegT14, fpRegT15,
fpRegT16, fpRegT17, fpRegT18, fpRegT19, fpRegT20, fpRegT21, fpRegT22
};
return registerForIndex[index];
}
static unsigned toIndex(FPRReg reg)
{
ASSERT(reg != InvalidFPRReg);
ASSERT(static_cast<int>(reg) < 32);
static const unsigned indexForRegister[32] = {
0, 1, 2, 3, 4, 5, 6, 7,
InvalidIndex, InvalidIndex, InvalidIndex, InvalidIndex, InvalidIndex, InvalidIndex, InvalidIndex, InvalidIndex,
8, 9, 10, 11, 12, 13, 14, 15,
16, 17, 18, 19, 20, 21, 22, InvalidIndex
};
unsigned result = indexForRegister[reg];
return result;
}
static constexpr FPRReg toArgumentRegister(unsigned index)
{
ASSERT_UNDER_CONSTEXPR_CONTEXT(index < 8);
return static_cast<FPRReg>(index);
}
static unsigned toArgumentIndex(FPRReg reg)
{
ASSERT(reg != InvalidFPRReg);
ASSERT(static_cast<int>(reg) < 32);
if (reg > argumentFPR7)
return InvalidIndex;
return static_cast<unsigned>(reg);
}
static ASCIILiteral debugName(FPRReg reg)
{
ASSERT(reg != InvalidFPRReg);
return MacroAssembler::fprName(reg);
}
static constexpr unsigned InvalidIndex = 0xffffffff;
};
#endif // CPU(ARM64)
#if CPU(RISCV64)
class FPRInfo {
public:
typedef FPRReg RegisterType;
static constexpr unsigned numberOfRegisters = 18;
static constexpr unsigned numberOfArgumentRegisters = 8;
static constexpr FPRReg fpRegT0 = RISCV64Registers::f10;
static constexpr FPRReg fpRegT1 = RISCV64Registers::f11;
static constexpr FPRReg fpRegT2 = RISCV64Registers::f12;
static constexpr FPRReg fpRegT3 = RISCV64Registers::f13;
static constexpr FPRReg fpRegT4 = RISCV64Registers::f14;
static constexpr FPRReg fpRegT5 = RISCV64Registers::f15;
static constexpr FPRReg fpRegT6 = RISCV64Registers::f16;
static constexpr FPRReg fpRegT7 = RISCV64Registers::f17;
static constexpr FPRReg fpRegT8 = RISCV64Registers::f0;
static constexpr FPRReg fpRegT9 = RISCV64Registers::f1;
static constexpr FPRReg fpRegT10 = RISCV64Registers::f2;
static constexpr FPRReg fpRegT11 = RISCV64Registers::f3;
static constexpr FPRReg fpRegT12 = RISCV64Registers::f4;
static constexpr FPRReg fpRegT13 = RISCV64Registers::f5;
static constexpr FPRReg fpRegT14 = RISCV64Registers::f6;
static constexpr FPRReg fpRegT15 = RISCV64Registers::f7;
static constexpr FPRReg fpRegT16 = RISCV64Registers::f28;
static constexpr FPRReg fpRegT17 = RISCV64Registers::f29;
static constexpr FPRReg fpRegCS0 = RISCV64Registers::f8;
static constexpr FPRReg fpRegCS1 = RISCV64Registers::f9;
static constexpr FPRReg fpRegCS2 = RISCV64Registers::f18;
static constexpr FPRReg fpRegCS3 = RISCV64Registers::f19;
static constexpr FPRReg fpRegCS4 = RISCV64Registers::f20;
static constexpr FPRReg fpRegCS5 = RISCV64Registers::f21;
static constexpr FPRReg fpRegCS6 = RISCV64Registers::f22;
static constexpr FPRReg fpRegCS7 = RISCV64Registers::f23;
static constexpr FPRReg fpRegCS8 = RISCV64Registers::f24;
static constexpr FPRReg fpRegCS9 = RISCV64Registers::f25;
static constexpr FPRReg fpRegCS10 = RISCV64Registers::f26;
static constexpr FPRReg fpRegCS11 = RISCV64Registers::f27;
static constexpr FPRReg argumentFPR0 = RISCV64Registers::f10; // fpRegT0
static constexpr FPRReg argumentFPR1 = RISCV64Registers::f11; // fpRegT1
static constexpr FPRReg argumentFPR2 = RISCV64Registers::f12; // fpRegT2
static constexpr FPRReg argumentFPR3 = RISCV64Registers::f13; // fpRegT3
static constexpr FPRReg argumentFPR4 = RISCV64Registers::f14; // fpRegT4
static constexpr FPRReg argumentFPR5 = RISCV64Registers::f15; // fpRegT5
static constexpr FPRReg argumentFPR6 = RISCV64Registers::f16; // fpRegT6
static constexpr FPRReg argumentFPR7 = RISCV64Registers::f17; // fpRegT7
static constexpr FPRReg returnValueFPR = RISCV64Registers::f10; // fpRegT0
static constexpr FPRReg nonPreservedNonArgumentFPR0 = RISCV64Registers::f11;
static FPRReg toRegister(unsigned index)
{
ASSERT(index < numberOfRegisters);
static const FPRReg registerForIndex[numberOfRegisters] = {
fpRegT0, fpRegT1, fpRegT2, fpRegT3, fpRegT4, fpRegT5, fpRegT6, fpRegT7,
fpRegT8, fpRegT9, fpRegT10, fpRegT11, fpRegT12, fpRegT13, fpRegT14, fpRegT15,
fpRegT16, fpRegT17,
};
return registerForIndex[index];
}
static constexpr FPRReg toArgumentRegister(unsigned index)
{
ASSERT_UNDER_CONSTEXPR_CONTEXT(index < numberOfArgumentRegisters);
constexpr FPRReg registerForIndex[numberOfArgumentRegisters] = {
argumentFPR0, argumentFPR1, argumentFPR2, argumentFPR3,
argumentFPR4, argumentFPR5, argumentFPR6, argumentFPR7,
};
return registerForIndex[index];
}
static unsigned toIndex(FPRReg reg)
{
ASSERT(reg != InvalidFPRReg);
ASSERT(static_cast<int>(reg) < 32);
static const unsigned indexForRegister[32] = {
8, 9, 10, 11, 12, 13, 14, 15,
InvalidIndex, InvalidIndex, 0, 1, 2, 3, 4, 5,
6, 7, InvalidIndex, InvalidIndex, InvalidIndex, InvalidIndex, InvalidIndex, InvalidIndex,
InvalidIndex, InvalidIndex, InvalidIndex, InvalidIndex, 16, 17, InvalidIndex, InvalidIndex,
};
return indexForRegister[reg];
}
static unsigned toArgumentIndex(FPRReg reg)
{
ASSERT(reg != InvalidFPRReg);
ASSERT(static_cast<int>(reg) < 32);
if (reg < argumentFPR0 || reg > argumentFPR7)
return InvalidIndex;
return static_cast<unsigned>(reg) - 10;
}
static ASCIILiteral debugName(FPRReg reg)
{
ASSERT(reg != InvalidFPRReg);
return MacroAssembler::fprName(reg);
}
static constexpr unsigned InvalidIndex = 0xffffffff;
};
#endif // CPU(RISCV64)
// We use this hack to get the FPRInfo from the FPRReg type in templates because our code is bad and we should feel bad..
constexpr FPRInfo toInfoFromReg(FPRReg) { return FPRInfo(); }
#endif // ENABLE(ASSEMBLER)
} // namespace JSC
namespace WTF {
inline void printInternal(PrintStream& out, JSC::FPRReg reg)
{
#if ENABLE(ASSEMBLER)
out.print("%", JSC::FPRInfo::debugName(reg));
#else
out.printf("%%fr%d", reg);
#endif
}
} // namespace WTF
WTF_ALLOW_UNSAFE_BUFFER_USAGE_END
|
