1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
|
# LUT RAMs for Virtex, Virtex 2, Spartan 3, Virtex 4.
# The corresponding mapping file is lutrams_xcv_map.v
ram distributed $__XILINX_LUTRAM_SP_ {
width 1;
option "ABITS" 4 {
abits 4;
cost 3;
}
option "ABITS" 5 {
abits 5;
cost 5;
}
ifndef IS_VIRTEX {
option "ABITS" 6 {
abits 6;
cost 9;
}
}
ifdef IS_VIRTEX2 {
# RAM128X1S
option "ABITS" 7 {
abits 7;
cost 17;
}
}
init no_undef;
prune_rom;
port arsw "RW" {
clock posedge;
}
}
ram distributed $__XILINX_LUTRAM_DP_ {
width 1;
option "ABITS" 4 {
abits 4;
cost 5;
}
ifdef IS_VIRTEX2 {
# RAM32X1D
option "ABITS" 5 {
abits 5;
cost 9;
}
# RAM64X1D
option "ABITS" 6 {
abits 6;
cost 17;
}
}
init no_undef;
prune_rom;
port arsw "RW" {
clock posedge;
}
port ar "R" {
}
}
|
