File: opt_expr.ys

package info (click to toggle)
yosys 0.52-2
  • links: PTS, VCS
  • area: main
  • in suites: sid, trixie
  • size: 69,796 kB
  • sloc: ansic: 696,955; cpp: 239,736; python: 14,617; yacc: 3,529; sh: 2,175; makefile: 1,945; lex: 697; perl: 445; javascript: 323; tcl: 162; vhdl: 115
file content (17 lines) | stat: -rw-r--r-- 239 bytes parent folder | download 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
 
read_verilog <<EOT

module uut(
    input a,
    output y, z
);  
    assign y = a == a;
    assign z = a != a;
endmodule

EOT

copy uut after
opt_expr after
clean

show -format dot -prefix opt_expr_full -notitle -color cornflowerblue uut