DEBSOURCES
Skip Quicknav
sources / yosys / 0.52-2 / docs / source / code_examples / synth_flow / proc_03.v
12345678910
module test(input A, B, C, D, E, output reg Y); always @* begin Y <= A; if (B) Y <= C; if (D) Y <= E; end endmodule