File: memlib_block_sdp_1clk.txt

package info (click to toggle)
yosys 0.52-2
  • links: PTS, VCS
  • area: main
  • in suites: forky, sid, trixie
  • size: 69,796 kB
  • sloc: ansic: 696,955; cpp: 239,736; python: 14,617; yacc: 3,529; sh: 2,175; makefile: 1,945; lex: 697; perl: 445; javascript: 323; tcl: 162; vhdl: 115
file content (22 lines) | stat: -rw-r--r-- 317 bytes parent folder | download | duplicates (2) 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
 
ram block \RAM_BLOCK_SDP_1CLK {
	cost 64;
	abits 10;
	widths 1 2 4 8 16 per_port;
	init any;
	port sw "W" {
		clock anyedge "C";
		ifdef TRANS_OLD {
			option "TRANS" 0 {
				wrtrans "R" old;
			}
		}
		ifdef TRANS_NEW {
			option "TRANS" 1 {
				wrtrans "R" new;
			}
		}
	}
	port sr "R" {
		clock anyedge "C";
	}
}