File: bug2824.ys

package info (click to toggle)
yosys 0.52-2
  • links: PTS, VCS
  • area: main
  • in suites: sid, trixie
  • size: 69,796 kB
  • sloc: ansic: 696,955; cpp: 239,736; python: 14,617; yacc: 3,529; sh: 2,175; makefile: 1,945; lex: 697; perl: 445; javascript: 323; tcl: 162; vhdl: 115
file content (7 lines) | stat: -rw-r--r-- 187 bytes parent folder | download | duplicates (2) 
1
2
3
4
5
6
7
 
read_verilog -icells << EOT
module top(input I, output O);
$pmux #(.WIDTH(1), .S_WIDTH(2)) m (.S({I, 1'b0}), .A(1'b0), .B({I, 1'b0}), .Y(O));
endmodule
EOT

equiv_opt -assert opt_muxtree