File: opt_clean_init.ys

package info (click to toggle)
yosys 0.52-2
  • links: PTS, VCS
  • area: main
  • in suites: sid, trixie
  • size: 69,796 kB
  • sloc: ansic: 696,955; cpp: 239,736; python: 14,617; yacc: 3,529; sh: 2,175; makefile: 1,945; lex: 697; perl: 445; javascript: 323; tcl: 162; vhdl: 115
file content (22 lines) | stat: -rw-r--r-- 238 bytes parent folder | download | duplicates (2) 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
 
read_verilog << EOT
module top(...);

input [1:0] D;
input C;
output O;
reg [1:0] Q;

initial Q = 0;

always @(posedge C)
        Q <= D;

assign O = Q[1];

endmodule
EOT

synth
check -assert -initdrv

select -assert-count 1 a:init=2'b0x