File: opt_expr_shr_int_max.ys

package info (click to toggle)
yosys 0.52-2
  • links: PTS, VCS
  • area: main
  • in suites: sid, trixie
  • size: 69,796 kB
  • sloc: ansic: 696,955; cpp: 239,736; python: 14,617; yacc: 3,529; sh: 2,175; makefile: 1,945; lex: 697; perl: 445; javascript: 323; tcl: 162; vhdl: 115
file content (9 lines) | stat: -rw-r--r-- 199 bytes parent folder | download 
1
2
3
4
5
6
7
8
9
 
read_verilog << EOF
module uut_00034(b, y);
  input signed [30:0] b;
  output [11:0] y = b >> ~31'b0; // shift by INT_MAX
endmodule
EOF

# This should succeed, even with UBSAN halt_on_error
opt_expr