DEBSOURCES
Skip Quicknav
sources / yosys / 0.52-2 / tests / sim / adlatch.v
12345678
module adlatch( input d, rst, en, output reg q ); always @* begin if (rst) q = 0; else if (en) q = d; end endmodule