File: repwhile.v

package info (click to toggle)
yosys 0.52-2
  • links: PTS, VCS
  • area: main
  • in suites: sid, trixie
  • size: 69,796 kB
  • sloc: ansic: 696,955; cpp: 239,736; python: 14,617; yacc: 3,529; sh: 2,175; makefile: 1,945; lex: 697; perl: 445; javascript: 323; tcl: 162; vhdl: 115
file content (36 lines) | stat: -rw-r--r-- 625 bytes parent folder | download | duplicates (5)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
module repwhile_test001(input [5:0] a, output [7:0] y, output [31:0] x);

	function [7:0] mylog2;
		input [31:0] value;
		begin
			mylog2 = 0;
			while (value > 0) begin
				value = value >> 1;
				mylog2 = mylog2 + 1;
			end
		end
	endfunction

	function [31:0] myexp2;
		input [7:0] value;
		begin
			myexp2 = 1;
			repeat (value)
				myexp2 = myexp2 << 1;
		end
	endfunction

	reg [7:0] y_table [63:0];
	reg [31:0] x_table [63:0];

	integer i;
	initial begin
		for (i = 0; i < 64; i = i+1) begin
			y_table[i] <= mylog2(i);
			x_table[i] <= myexp2(i);
		end
	end

	assign y = y_table[a];
	assign x = x_table[a];
endmodule