File: submod_extract.ys

package info (click to toggle)
yosys 0.52-2
  • links: PTS, VCS
  • area: main
  • in suites: sid, trixie
  • size: 69,796 kB
  • sloc: ansic: 696,955; cpp: 239,736; python: 14,617; yacc: 3,529; sh: 2,175; makefile: 1,945; lex: 697; perl: 445; javascript: 323; tcl: 162; vhdl: 115
file content (21 lines) | stat: -rw-r--r-- 473 bytes parent folder | download | duplicates (5) 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
 
read_verilog << EOT
  module test(input [7:0] a, b, c, d, output [7:0] x, y, z);
    assign x = a + b, y = b + c, z = c + d;
  endmodule
EOT

copy test gold
rename test gate

submod -name mycell gate/x %ci*
design -copy-to mymap mycell
extract -map %mymap gate

select -assert-count 3 gold/t:*
select -assert-count 3 gold/t:$add

select -assert-count 3 gate/t:*
select -assert-count 3 gate/t:mycell

miter -equiv -flatten gold gate miter
sat -verify -prove trigger 0 miter