File: assign_to_reg.ys

package info (click to toggle)
yosys 0.52-2
  • links: PTS, VCS
  • area: main
  • in suites: forky, sid, trixie
  • size: 69,796 kB
  • sloc: ansic: 696,955; cpp: 239,736; python: 14,617; yacc: 3,529; sh: 2,175; makefile: 1,945; lex: 697; perl: 445; javascript: 323; tcl: 162; vhdl: 115
file content (22 lines) | stat: -rw-r--r-- 414 bytes parent folder | download 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
 
# https://github.com/yosyshq/yosys/issues/2035

read_rtlil <<END
module \top
  wire width 1 input 0 \halfbrite
  wire width 2 output 1 \r_on
  process $1
    assign \r_on [1:0] 2'00
    assign \r_on [1:0] 2'11
    switch \halfbrite [0]
      case 1'1
        assign \r_on [1] 1'0
    end
  end
end
END
proc_prune
write_verilog assign_to_reg.v
design -reset

logger -expect-no-warnings
read_verilog assign_to_reg.v