File: conflict_wire_memory.ys

package info (click to toggle)
yosys 0.52-2
  • links: PTS, VCS
  • area: main
  • in suites: forky, sid, trixie
  • size: 69,796 kB
  • sloc: ansic: 696,955; cpp: 239,736; python: 14,617; yacc: 3,529; sh: 2,175; makefile: 1,945; lex: 697; perl: 445; javascript: 323; tcl: 162; vhdl: 115
file content (7 lines) | stat: -rw-r--r-- 190 bytes parent folder | download | duplicates (2) 
1
2
3
4
5
6
7
 
logger -expect error "Cannot add signal `\\x' because a memory with the same name was already created" 1
read_verilog <<EOT
module top;
    reg [2:0] x [0:0];
    reg [2:0] x;
endmodule
EOT