DEBSOURCES
Skip Quicknav
sources / yosys / 0.52-2 / tests / verilog / mem_bounds.ys
1234567
read_verilog -sv -mem2reg mem_bounds.sv proc flatten opt -full select -module top async2sync sat -verify -seq 1 -tempinduct -prove-asserts -show-all -enable_undef