File: param_no_default_not_svmode.ys

package info (click to toggle)
yosys 0.52-2
  • links: PTS, VCS
  • area: main
  • in suites: forky, sid, trixie
  • size: 69,796 kB
  • sloc: ansic: 696,955; cpp: 239,736; python: 14,617; yacc: 3,529; sh: 2,175; makefile: 1,945; lex: 697; perl: 445; javascript: 323; tcl: 162; vhdl: 115
file content (26 lines) | stat: -rw-r--r-- 384 bytes parent folder | download | duplicates (2) 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
 
logger -expect-no-warnings
read_verilog -sv <<EOF
module Module;
    parameter X;
endmodule
EOF

design -reset

logger -expect-no-warnings
read_verilog -sv <<EOF
module Module #(
    parameter X
);
endmodule
EOF

design -reset

logger -expect error "Parameter defaults can only be omitted in SystemVerilog mode!" 1
read_verilog <<EOF
module Module #(
    parameter X
);
endmodule
EOF