File: README

package info (click to toggle)
yosys 0.7-2%2Bdeb9u1
  • links: PTS, VCS
  • area: main
  • in suites: stretch
  • size: 7,196 kB
  • sloc: cpp: 70,658; python: 1,795; yacc: 1,785; sh: 1,397; makefile: 658; lex: 467; perl: 399; ansic: 97; tcl: 13
file content (13 lines) | stat: -rw-r--r-- 483 bytes parent folder | download | duplicates (5) 
1
2
3
4
5
6
7
8
9
10
11
12
13
 

In this directory contains an example for generating a spice output using two
different spice modes, normal analog transient simulation and event-driven
digital simulation as supported by ngspice xspice sub-module.

Each test bench can be run separately by either running:

- testbench.sh, to start analog simulation or
- testbench_digital.sh for mixed-signal digital simulation.

The later case also includes pure verilog simulation using the iverilog
and gtkwave for comparison.