File: iverilog-0.8.7-buildfixes.patch

package info (click to toggle)
yosys 0.7-2%2Bdeb9u1
  • links: PTS, VCS
  • area: main
  • in suites: stretch
  • size: 7,196 kB
  • sloc: cpp: 70,658; python: 1,795; yacc: 1,785; sh: 1,397; makefile: 658; lex: 467; perl: 399; ansic: 97; tcl: 13
file content (20 lines) | stat: -rw-r--r-- 547 bytes parent folder | download | duplicates (4)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
--- ./elab_net.cc.orig	2012-10-27 22:11:05.345688820 +0200
+++ ./elab_net.cc	2012-10-27 22:12:23.398075860 +0200
@@ -29,6 +29,7 @@
 
 # include  <iostream>
 # include  <cstring>
+# include  <memory>
 
 /*
  * This is a state flag that determines whether an elaborate_net must
--- ./syn-rules.y.orig	2012-10-27 22:25:38.890020489 +0200
+++ ./syn-rules.y	2012-10-27 22:25:49.146071350 +0200
@@ -25,6 +25,7 @@
 # include "config.h"
 
 # include  <iostream>
+# include  <stdio.h>
 
 /*
  * This file implements synthesis based on matching threads and