File: example.ys

package info (click to toggle)
yosys 0.8-1
  • links: PTS, VCS
  • area: main
  • in suites: buster
  • size: 9,084 kB
  • sloc: cpp: 82,579; python: 2,725; yacc: 2,018; sh: 1,516; makefile: 884; lex: 492; perl: 399; ansic: 175; vhdl: 46; tcl: 14
file content (14 lines) | stat: -rw-r--r-- 433 bytes parent folder | download | duplicates (5) 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
 

read_verilog example.v
proc; opt_clean
echo on

sat -set y 1'b1 example001
sat -set y 1'b1 example002
sat -set y_sshl 8'hf0 -set y_sshr 8'hf0 -set sh 4'd3 example003
sat -set y 1'b1 -ignore_unknown_cells example004
sat -show rst,counter -set-at 3 y 1'b1 -seq 4 example004

sat -prove y 1'b0 -show rst,counter,y -ignore_unknown_cells example004
sat -prove y 1'b0 -tempinduct -show rst,counter,y -set-at 1 rst 1'b1 -seq 1 example004