File: latches_map.v

package info (click to toggle)
yosys 0.9-1
  • links: PTS, VCS
  • area: main
  • in suites: bullseye
  • size: 10,572 kB
  • sloc: cpp: 92,919; python: 5,196; yacc: 2,535; sh: 1,883; makefile: 996; lex: 540; perl: 399; ansic: 371; tcl: 70; vhdl: 46
file content (11 lines) | stat: -rw-r--r-- 258 bytes parent folder | download | duplicates (13) 
1
2
3
4
5
6
7
8
9
10
11
 
module \$_DLATCH_N_ (E, D, Q);
  wire [1023:0] _TECHMAP_DO_ = "simplemap; opt";
  input E, D;
  output Q = !E ? D : Q;
endmodule

module \$_DLATCH_P_ (E, D, Q);
  wire [1023:0] _TECHMAP_DO_ = "simplemap; opt";
  input E, D;
  output Q = E ? D : Q;
endmodule