File: bits.db

package info (click to toggle)
prjtrellis 1.4-2
  • links: PTS, VCS
  • area: main
  • in suites: forky, sid, trixie
  • size: 83,000 kB
  • sloc: cpp: 20,813; python: 16,246; sh: 375; makefile: 262; asm: 80; ansic: 58
file content (314 lines) | stat: -rw-r--r-- 4,504 bytes parent folder | download
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
# Routing Mux Bits
.mux N1_CLKFB
N1_CLKINTFB -
N1_JCLKFB1 F11B0
N1_JCLKFB2 F12B0
N1_JCLKFB3 F11B0 F12B0

.mux N1_REFCLK0
N1_JREFCLK0_0 -
N1_JREFCLK0_1 F5B0
N1_JREFCLK0_2 F6B0
N1_JREFCLK0_3 F5B0 F6B0

.mux N1_REFCLK1
N1_JREFCLK1_0 -
N1_JREFCLK1_1 F8B0
N1_JREFCLK1_2 F9B0
N1_JREFCLK1_3 F8B0 F9B0


# Non-Routing Configuration
.config CLKFB_DIV 0000000
F24B0
F25B0
F26B0
F27B0
F28B0
F29B0
F30B0

.config CLKI_DIV 0000000
F17B0
F18B0
F19B0
F20B0
F21B0
F22B0
F23B0

.config CLKOP_CPHASE 0000000
F87B0
F88B0
F89B0
F90B0
F91B0
F92B0
F93B0

.config CLKOP_FPHASE 000
F75B0
F76B0
F77B0

.config CLKOS2_CPHASE 1111110
F101B0
-
-
-
-
-
-

.config CLKOS2_FPHASE 000
F81B0
F82B0
F83B0

.config CLKOS3_FPHASE 000
F84B0
F85B0
F86B0

.config CLKOS_CPHASE 0000000
F94B0
F95B0
F96B0
F97B0
F98B0
F99B0
F100B0

.config CLKOS_FPHASE 000
F78B0
F79B0
F80B0

.config FREQ_LOCK_ACCURACY 00
F35B0
F36B0

.config ICP_CURRENT 00000
F46B0
F47B0
F48B0
F49B0
F50B0

.config KVCO 000
F51B0
F54B0
F55B0

.config LPF_CAPACITOR 00
F44B0
F45B0

.config LPF_RESISTOR 0000000
F37B0
F38B0
F39B0
F40B0
F41B0
F42B0
F43B0

.config MFG_ENABLE_FILTEROPAMP 0
F74B0

.config MFG_EN_UP 0
F70B0

.config MFG_FLOAT_ICP 0
F68B0

.config MFG_FORCE_VFILTER 0
F69B0

.config MFG_GMCREF_SEL 00
F72B0
F73B0

.config MFG_GMC_GAIN 000
F56B0
F57B0
F58B0

.config MFG_GMC_PRESET 0
F63B0

.config MFG_GMC_RESET 0
F64B0

.config MFG_GMC_TEST 0000
F59B0
F60B0
F61B0
F62B0

.config MFG_ICP_TEST 0
F71B0

.config MFG_LF_PRESET 0
F65B0

.config MFG_LF_RESET 0
F66B0

.config MFG_LF_RESGRND 0
F67B0

.config PLL_LOCK_MODE 000
F32B0
F33B0
F34B0

.config_enum FEEDBK_PATH USERCLOCK
CLKOP -
CLKOS -
CLKOS2 -
CLKOS3 -
INT_OP F12B0 F13B0 F14B0
INT_OS F11B0 F13B0 F14B0 F15B0
INT_OS2 F13B0 F14B0 F16B0
INT_OS3 F11B0 F12B0 F14B0 F15B0 F16B0
USERCLOCK -

.config_enum INTFB_WAKE DISABLED
DISABLED !F4B0
ENABLED F4B0

.config_enum INT_LOCK_STICKY DISABLED
DISABLED !F31B0
ENABLED F31B0

.config_enum MODE NONE
EHXPLLL F0B0
NONE -

.config_enum PLLRST_ENA DISABLED
DISABLED !F2B0
ENABLED F2B0

.config_enum REFIN_RESET DISABLED
DISABLED !F1B0
ENABLED F1B0

.config_enum STDBY_ENABLE DISABLED
DISABLED !F3B0
ENABLED F3B0


# Fixed Connections
.fixed_conn G_JLLCPLL0CLKOP N1_JCLKOP_PLL

.fixed_conn G_JLLCPLL0CLKOS N1_JCLKOS_PLL

.fixed_conn G_JLLCPLL0CLKOS2 N1_JCLKOS2_PLL

.fixed_conn G_JLLCPLL0CLKOS3 N1_JCLKOS3_PLL

.fixed_conn N1_CLK0_PLLREFCS N1_REFCLK0

.fixed_conn N1_CLK1_PLLREFCS N1_REFCLK1

.fixed_conn N1_CLKFB_PLL N1_CLKFB

.fixed_conn N1_CLKINTFB N1_CLKINTFB_PLL

.fixed_conn N1_CLKI_PLL N1_PLLCSOUT_PLLREFCS

.fixed_conn N1_JCLKFB1 25K_N24W2_JECLK0

.fixed_conn N1_JCLKFB1 45K_N36W2_JECLK0

.fixed_conn N1_JCLKFB1 85K_N48W2_JECLK0

.fixed_conn N1_JCLKFB2 25K_N24W2_JECLK1

.fixed_conn N1_JCLKFB2 45K_N36W2_JECLK1

.fixed_conn N1_JCLKFB2 85K_N48W2_JECLK1

.fixed_conn N1_JCLKFB3 N1E1_JCLK0

.fixed_conn N1_JENCLKOP_PLL N1_JD2

.fixed_conn N1_JENCLKOS2_PLL N1_JB3

.fixed_conn N1_JENCLKOS3_PLL N1_JC3

.fixed_conn N1_JENCLKOS_PLL N1_JA3

.fixed_conn N1_JF0 N1_JCLKOP_PLL

.fixed_conn N1_JF2 N1_JCLKOS_PLL

.fixed_conn N1_JF4 N1_JCLKOS2_PLL

.fixed_conn N1_JF6 N1_JCLKOS3_PLL

.fixed_conn N1_JPHASEDIR_PLL N1_JD4

.fixed_conn N1_JPHASELOADREG_PLL N1_JD3

.fixed_conn N1_JPHASESEL0_PLL N1_JB4

.fixed_conn N1_JPHASESEL1_PLL N1_JA4

.fixed_conn N1_JPHASESTEP_PLL N1_JC4

.fixed_conn N1_JPLLWAKESYNC_PLL N1_JC2

.fixed_conn N1_JQ2 N1_JLOCK_PLL

.fixed_conn N1_JQ4 N1_JINTLOCK_PLL

.fixed_conn N1_JREFCLK0_0 N1_JCLK0

.fixed_conn N1_JREFCLK0_1 25K_N24W2_JPADDIC_PIO

.fixed_conn N1_JREFCLK0_1 45K_N36W2_JPADDIC_PIO

.fixed_conn N1_JREFCLK0_1 85K_N48W2_JPADDIC_PIO

.fixed_conn N1_JREFCLK0_2 25K_N24W2_JPADDIA_PIO

.fixed_conn N1_JREFCLK0_2 45K_N36W2_JPADDIA_PIO

.fixed_conn N1_JREFCLK0_2 85K_N48W2_JPADDIA_PIO

.fixed_conn N1_JREFCLK0_3 25K_N3W2_JPADDIC_PIO

.fixed_conn N1_JREFCLK0_3 45K_N3W2_JPADDIC_PIO

.fixed_conn N1_JREFCLK0_3 85K_N3W2_JPADDIC_PIO

.fixed_conn N1_JREFCLK1_0 N1_JCLK1

.fixed_conn N1_JREFCLK1_1 25K_N24W2_JPADDIC_PIO

.fixed_conn N1_JREFCLK1_1 45K_N36W2_JPADDIC_PIO

.fixed_conn N1_JREFCLK1_1 85K_N48W2_JPADDIC_PIO

.fixed_conn N1_JREFCLK1_2 25K_N24W2_JPADDIA_PIO

.fixed_conn N1_JREFCLK1_2 45K_N36W2_JPADDIA_PIO

.fixed_conn N1_JREFCLK1_2 85K_N48W2_JPADDIA_PIO

.fixed_conn N1_JREFCLK1_3 25K_N3W2_JPADDIC_PIO

.fixed_conn N1_JREFCLK1_3 45K_N3W2_JPADDIC_PIO

.fixed_conn N1_JREFCLK1_3 85K_N3W2_JPADDIC_PIO

.fixed_conn N1_JREFCLK_PLL N1_CLKI_PLL

.fixed_conn N1_JRST_PLL N1_JB1

.fixed_conn N1_JSEL_PLLREFCS N1_JB2

.fixed_conn N1_JSTDBY_PLL N1_JLSR0