1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
|
//////////////////////////////////////////////////////////////////////
//// ////
//// File name "generic_mem_medium.v" ////
//// ////
//// This file is part of the "10GE MAC" project ////
//// http://www.opencores.org/cores/xge_mac/ ////
//// ////
//// Author(s): ////
//// - A. Tanguay (antanguay@opencores.org) ////
//// ////
//////////////////////////////////////////////////////////////////////
//// ////
//// Copyright (C) 2008 AUTHORS. All rights reserved. ////
//// ////
//// This source file may be used and distributed without ////
//// restriction provided that this copyright statement is not ////
//// removed from the file and that any derivative work contains ////
//// the original copyright notice and the associated disclaimer. ////
//// ////
//// This source file is free software; you can redistribute it ////
//// and/or modify it under the terms of the GNU Lesser General ////
//// Public License as published by the Free Software Foundation; ////
//// either version 2.1 of the License, or (at your option) any ////
//// later version. ////
//// ////
//// This source is distributed in the hope that it will be ////
//// useful, but WITHOUT ANY WARRANTY; without even the implied ////
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ////
//// PURPOSE. See the GNU Lesser General Public License for more ////
//// details. ////
//// ////
//// You should have received a copy of the GNU Lesser General ////
//// Public License along with this source; if not, download it ////
//// from http://www.opencores.org/lgpl.shtml ////
//// ////
//////////////////////////////////////////////////////////////////////
module generic_mem_xilinx_block(
wclk,
wrst_n,
wen,
waddr,
wdata,
rclk,
rrst_n,
ren,
roen,
raddr,
rdata
);
//---
// Parameters
parameter DWIDTH = 32;
parameter AWIDTH = 3;
parameter RAM_DEPTH = (1 << AWIDTH);
parameter SYNC_WRITE = 1;
parameter SYNC_READ = 1;
parameter REGISTER_READ = 0;
//---
// Ports
input wclk;
input wrst_n;
input wen;
input [AWIDTH:0] waddr;
input [DWIDTH-1:0] wdata;
input rclk;
input rrst_n;
input ren;
input roen;
input [AWIDTH:0] raddr;
output [DWIDTH-1:0] rdata;
// Registered outputs
reg [DWIDTH-1:0] rdata;
//---
// Local declarations
// Registers
reg [DWIDTH-1:0] mem_rdata;
// Memory - infer using Xilinx pragma for block ram.
//synthesis attribute ram_style of mem is block
reg [DWIDTH-1:0] mem [0:RAM_DEPTH-1];
// Variables
integer i;
//---
// Memory Write
// Generate synchronous write
always @(posedge wclk)
begin
if (wen) begin
mem[waddr[AWIDTH-1:0]] <= wdata;
end
end
//---
// Memory Read
// Generate registered memory read
always @(posedge rclk)
begin
if (!rrst_n) begin
mem_rdata <= {(DWIDTH){1'b0}};
end else if (ren) begin
mem_rdata <= mem[raddr[AWIDTH-1:0]];
end
end
generate
if (REGISTER_READ) begin
// Generate registered output
always @(posedge rclk)
begin
if (!rrst_n) begin
rdata <= {(DWIDTH){1'b0}};
end else if (roen) begin
rdata <= mem_rdata;
end
end
end
else begin
// Generate unregisters output
always @(mem_rdata)
begin
rdata = mem_rdata;
end
end
endgenerate
endmodule
|
